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1 Introduction
System-on-Chips (SoCs) combine hardware and embedded software on a sin-
gle chip. To successfully develop such complex systems, an abstract model of
the system is required to focus only on the relevant aspects at the beginning
of the design process. This procedure has been systematized and the so-called
Electronic System Level (ESL) design emerged. SystemC [1] has become the
de facto standard for ESL design. Especially, the concept of Transaction Level
Modeling (TLM), which enables the description of communication in terms of
abstract operations (transactions), improved the success of SystemC SystemC
is a C++ class library and provides modules, ports, interfaces and channels as
the fundamental modeling components whereas the functionality is described by
processes.
The verification of SystemC designs, i.e. ensuring the correct functional be-
havior is a crucial task since otherwise the follow-up costs in the subsequent
design steps will explode. Hence, intensive research has been started to im-
prove the inherent simulation-based verification methodology of SystemC. Sev-
eral approaches have been introduced which allow assertion-based verification
for SystemC designs. For this task properties describing the intended behavior
are specified and checked during the execution of the design.
In contrast, formal verification – here we focus on property checking – either
proves mathematically that a property holds or returns a counter-example which
shows the violation of the property. However, only very few formal approaches
which target SystemC TLM have been proposed. As pointed out in [2] the object-
oriented nature of SystemC in combination with the event-driven simulation
semantics makes the development of formal approaches a formidable task.
2 SystemC TLM Property Checking
Here we describe our formal property checking approach for SystemC TLM de-
signs [3]. The properties are specified using an extension of PSL following [4]. In
the properties the user can specify non-trivial behavior like for example ordering
of events or relations between transactions and events. Thereby, the temporal
resolution can be changed, for example to sample only at certain events. The
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expressiveness of the properties distinguishes our approach clearly from exist-
ing methods. As an example consider the following properties which have been
specified for a TLM FIFO:
– After a write transaction, the FIFO is not empty:
always (write:exit −>num elements > 0)
– If the FIFO is full, the next event notified is read event :
default clock = read event.notified || write event .notified;
always (num elements == max −>next read event.notified)
– After a notification of read event, the next 10 (the FIFO size) notifications
includes at least one notification of write event :
default clock = read event.notified || write event .notified;
always (read event.notified −>next e[1:10] write event.notified)
The basis of the proposed technique is provided by our fully automatic trans-
formation from SystemC TLM to C and the generation of monitoring logic for
TLM properties by means of assertions. The resulting C model including the
monitoring logic can then be interpreted as a state transition system, where the
transition relation is determined by the outermost loop of the scheduler. This
interpretation enables a Bounded Model Checking (BMC) [5] formulation at the
level of C models. The BMC-based verification, i.e. search for a violation of the
property, is performed by running CBMC [6] on the transformed model. How-
ever, the method is not complete in our case since CBMC cannot check whether
the complete state space of the SystemC design has been traversed.
In addition, for efficiency and completeness we propose an induction-based
proof technique for the transformed model. The basic idea is to verify in the base
case, that the property holds after the first k transitions. Then, the inductive step
proves that, if after any k transitions the property is not violated, the property
also holds after the (k+1)-th transition. In traditional induction-based methods
for BMC (see e.g. [7]) both steps are performed by checking Boolean formulas.
Our method, in contrast, operates on a higher level of abstraction, i.e. verifying C
models. The approach was implemented and evaluated on several SystemC TLM
designs. SAT/SMT-based proof techniques – available as backends for CBMC –
allow proving important non-trivial behaviors of the designs efficiently.
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